This paper proposes a zero-voltage-transition (ZVT) pulse-width-modulated (PWM) synchronous buck converter, which is designed to operate at low voltage and high efficiency typically required for portable systems. A new passive auxiliary circuit that allows the main switch to operate with zero-voltage switching has been incorporated in the conventional PWM synchronous buck converter. The operation principles and a detailed steady-state analysis of the ZVT-PWM synchronous converter implemented with the auxiliary circuit are presented. Besides, the main switch and all of the semiconductor devices operate under soft-switching conditions. Thus, the auxiliary circuit provides a larger overall efficiency. The feasibility of the auxiliary circuit is confirmed by simulation and experimental results.
INTRODUCTION
Current trends in consumer electronics demand progressively lower-voltage supplies. Portable electronics equipment, such as laptop computers, cellular phones, and future microprocessor and memory chips, requires low-power circuitry to maximize battery run time. Because of significantly lower conduction losses, synchronous rectifiers are now used in essentially all low-voltage DC power supplies [1] [2] [3] [4] . A synchronous rectifier is an electronic switch that improves power-conversion efficiency by placing a low-resistance conduction path across the diode rectifier in a switch-mode regulator. MOSFETs usually serve this purpose.
However, higher input voltages and lower output voltages have brought about very low duty cycles, increasing switching losses and decreasing conversion efficiency. So in this paper, we have optimized the efficiency of the synchronous buck converter by eliminating switching losses using soft-switching technique. The voltage-mode softswitching method that has attracted most interest in recent years is the zero-voltage transition [5] [6] [7] [8] [9] [10] [11] [12] [13] [14] [15] [16] [17] [18] [19] [20] [21] [22] [23] [24] . This is because of its low additional conduction losses and because its operation is closest to the PWM converters. The auxiliary cir-cuit of the ZVT converters is activated just before the main switch is turned on and ceases after it is accomplished. The auxiliary circuit components in this circuit have lower ratings than those in the main power circuit because the auxiliary circuit is active for only a fraction of the switching cycle; this allows a device that can turn on with fewer switching losses than the main switch to be used as the auxiliary switch. The improvement in efficiency caused by the auxiliary circuit is mainly due to the difference in switching losses between the auxiliary switch and the main power switch if it were to operate without the help of the auxiliary circuit. Previously proposed ZVT-PWM converters have at least one of the following key drawbacks. (i) The auxiliary switch is turned off while it is conducting current. This causes the switching losses and EMI to appear, which offsets the benefits of using the auxiliary circuit. In converters such as the ones proposed in [6, 12, 15, 16] , the turnoff is very hard. (ii) The auxiliary circuit causes the main converter switch to operate with a higher peak current stress and with more circulating current. This results in the need for a higher current-rated device for the main switch and an increase in conduction losses. The converters proposed in [5, 8, 9, 13, 14, 17] are having high current stresses on the main switch. (iii) The auxiliary circuit 2 International Journal of Power Management Electronics components have high voltage and/or current stresses, such as converters proposed in [5, 8, 9, 14, 17] . The converter proposed in [23] reduces the current stress on the main switch, but the circuit is very complex. (iv) In addition, most active circuits are seriously criticized due to their complexity, high cost, difficult control, large circulating energy, excessive voltage and current stresses, and also narrow line and load ranges. Additionally, it has been reported that the passive circuits are cheaper and more reliable and have a higher performance/cost ratio than the active ones [25, 26] . Reducing switching losses for low-power circuit such as synchronous buck is not known to be present in the literatures . The converter shown in Figure 1 is designed for a low-voltage, high-current circuit, and it is found to be highly efficient. Hence, this paper presents a new class of ZVT synchronous buck converters. By using a resonant auxiliary network, the proposed converters achieve zero-voltage switching for the main switch and synchronous switch, and zero-current switching for the auxiliary switch without increasing their voltage and current stresses.
The paper is organized as follows. Section 2 gives a short description of the proposed circuit followed by a review of the various modes of operation with their key waveforms and the representation of their equivalent operation modes and analysis. Section 3 presents the design considerations and Section 4 includes basic features of the converter. Section 5 includes simulation and experimental results to illustrate the features of the proposed converter scheme. Section 6 includes some conclusions.
THE ZVT-PWM SYNCHRONOUS BUCK CONVERTER

Circuit description and assumption
The ZVT-PWM synchronous buck converter is shown in Figure 1 . It is the combination of the conventional PWM synchronous buck converter and the proposed auxiliary snubber circuit. The auxiliary circuit consists of a resonant inductor L r , resonant capacitor C r , a buffer capacitor C b , and three auxiliary Schottky diodes D S1 , D S2 , and D S3 . Body diodes of main switch S and synchronous switch S 1 are also utilized in this converter.
To analyze the steady-state operations of the proposed circuit, the following assumptions are made during one switching cycle.
(1) Input voltage V i is constant. 
Operation principles and analysis
Based on these assumptions, circuit operations in one switching cycle can be divided into eight stages. The key waveforms of these stages are given in Figure 2 and the equivalent circuit schemes of the operation stages are given in Figure 3 . The detailed analysis of every stage is presented as follows.
Mode 1 t 0 -t 1 . Prior to t 1 , the body diode of switch S 1 was conducting, while the main switch S was off. The equations i S = 0, i D1 = I o , i Lr = 0, v Cr = 0, v Cb = 0 are valid at the beginning of this stage. At t = t 0 , the main switch is turned on, which realizes zero-current turn-on as it is in series with the resonant inductor L r . During this stage, i Lr rises and current i D1 through body diode of switch S 1 falls simultaneously at the same rate linearly. The mode ends at t = t 1 when i Lr reaches I o and i D1 becomes zero. The body diode D 1 is turned off with ZVS because of C r and C b being existent. In this state,
(1)
The diode D S2 starts conducting at the instant when body diode D 1 is turned off. At t = t 1 , I S = i Lr = I o , i D1 = 0, v Cr = 0, and v Cb = 0. In this interval, resonance occurs with the inductor L r and capacitors C r and C b . This mode ends with C r charged up to the input voltage V i ;
Anup Kumar Panda et al. where
The diode D S1 is turned on with ZVS at the moment when v Cr becomes V i . In this state,
When diode D S1 turns on, new resonance starts with L r and C b . This mode ends when i Lr becomes equal to load current I o , and C b is charged up to its maximum voltage V Cbm . Both diodes D S1 and D S2 are turned off under ZCS due to the existence of L r . The voltage and current expressions that govern this circuit mode are given by
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where
Mode 4 t 3 -t 4 . Since both diodes D S1 and D S2 have been turned off at t 3 , now only the main switch S and inductor L r carry the load current. There is no resonance in this mode and the circuit operation is identical to that of a conventional PWM buck converter. The voltage and current equations for this mode are
Mode 5 t 4 -t 5 . This mode starts with the initial conditions
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switch is turned off under ZVS, and at the same instant, the synchronous switch is turned on under ZCS. Since the synchronous switch S 1 is conducting the voltage across capacitor, C b is clamped to zero. Resonance occurs with L r and C r . The voltage and current equations for this mode are v Cb t − t 4 = 0,
The time duration of this mode can be found as follows:
This mode ends when voltage across C r becomes zero. Therefore, the diode D S2 turns on under ZVS. Mode 6 t 5 -t 6 . In this stage, new resonance takes place through L r -C b -D S2 -D S1 . At t = t 5 , i S = 0, i Lr = I Lr2 , v Cr = 0, and v Cb = 0 are initial conditions for this mode. For this state, the equations are v Cb t − t 5 = I Lr2 Z 2 sinω 2 t − t 5 ,
When i Lr becomes I o , this mode comes to an end. The time interval for this mode is given as
Mode 7 t 6 -t 7 . At t = t 6 , i S = 0, i Lr = I o , v Cr = 0, and v Cb = V Cb2 are initial conditions for this mode. As i Lr becomes I o , synchronous switch is turned off under ZCS. Stored energy of inductor L r and capacitor C b is now transferred to load. ON state resistances of diodes and switches are neglected. The voltage and current equations for this mode are given as
This mode ends when i Lr becomes zero. The interval of this mode is given by
Mode 8 t 7 -t 8 . Now the load current will flow through body diode of synchronous switch S 1 . During this mode, the converter operates like a conventional PWM buck converter until the switch S is turned on in the next switching cycle. In this mode,
Output voltage
The output voltage can be specified by evaluating the energy from the supply, through the input resonant inductor L r [27] . The output voltage is given by
Since time intervals of Modes 1 and 7 have low value as compared to other terms in the above expression, the first and last terms are neglected for simplification.
Then, the voltage conversion ratio will be
where τ = 1/ f S , and f S is the switching frequency. From the expression, it can be seen that the voltage conversion ratio depends upon switching frequency rather than duty ratio.
DESIGN PROCEDURE
Design of conventional PWM converters has been well presented in literatures. Thus, it is more significant to focus on design procedures of the auxiliary circuit. The resonant inductor and resonant capacitor are the most important components when designing the auxiliary circuit. The proposed auxiliary resonant circuit provides soft-switching conditions for the main transistor. The following design procedure is developed considering procedures such as those presented previously in [5] [6] [7] .
6
International Journal of Power Management Electronics (1) Snubber inductor L r is selected to permit its current to rise up to at most the maximum output current within t r time periods, during the turn-on of the main transistor or the turnoff of the synchronous switch. In this case, from (1),
can be written. Here, t r is the rise time of the main transistor. These equations provide ZCS turn-on for the main transistor and ZVS turnoff for the body diode of synchronous switch. (2) Snubber capacitor C r is selected to be discharged from V i to zero with the maximum output current over at least the time period t f during the turnoff of the main transistor. For this state, according to (10) and (11),
Here, t f is the fall time of the main transistor and
(3) Buffer capacitor C b is selected to be charged from zero up to at most a value decided before, such as half the input voltage. This capacitor takes on the energies that are stored in the snubber inductor during the turnoff of the synchronous switch and charge of the snubber capacitor. This energy balance can be defined as follows:
The value of C b is normally larger than the value of C r . Consequently, the bigger the value of selected C b is, the lower the value of V Cb max will be. Moreover, if the value of C b increases, the voltage across the synchronous switch falls, but the time periods t 23 , t 45 , t 56 , and t 67 during which the inductor energies are transferred to C b or the load rise.
CONVERTER FEATURES
The features of the proposed soft-switching converter are briefly summarized as follows.
(1) All of the active and passive semiconductor devices are turned on and off under exact ZVS and/or ZCS. 
The main switch and the auxiliary switch are not subjected to additional voltage stresses. Current stress on the main switch is slightly higher, but current stress on the auxiliary switch is within safe limit.
SIMULATION AND EXPERIMENTAL RESULTS
A prototype of the proposed converter, as shown in Figure 1 , has been built in the laboratory. The newly proposed converter operates with an input voltage V i = 12 V, output voltage V o = 3.3 V, load current of 11 A, and a switching frequency of 500 kHz. The converter is simulated using simulation software PSIM, version 6.0. The major parameters and components are given in Table 1 . Figure 4 with each of their waveforms, respectively.
Main switch S
It is noted from Figures 4(a) and 5(a) that the main switch S is turned on under ZCS, and the body diode D 1 of synchronous switch S 1 is turned off under ZVS. The main switch takes the load current and the charging current of the capacitors C r and C b . The inductor starts to transfer its stored energy to capacitors C r and C b during the turn-on period of main switch. The converter has not exceeded the voltage limits; however, the current stress is slightly higher for a very short period of time. The main switch also switches off under ZVS. The current and voltage wave shapes are identical to theoretical waveforms.
Synchronous switch S 1
After the main switch is turned on under ZCS, the body diode of synchronous switch is turned off under ZVS, which can be observed from Figure 4 : Simulated voltage and current waveforms: (a) main switch S: V S , I S ; (b) synchronous switch S 1 : V S1 , I S1 ; (c) diode D S1 and capacitor C r ; (d) capacitor C b and diode D S3 . switch is turned off under ZVS. After the turnoff of the main switch, both capacitors C r and C b are discharged. As soon as both capacitors are discharged near zero, the body diode of synchronous switch S 1 is turned on under ZVS. The converter has not exceeded the current limits; however, the voltage stress across the switch is slightly higher for a very short period of time. The synchronous switch operates within the safe limits, and it can be noted here that the conduction period of S 1 is more confining to the design values and it operates at a low power when compared to the other switches. The shapes of the figures are identified to confine much to the theoretical waveforms.
Schottky diodes D S1 , D S2 , and D S3
The Schottky diodes work for a very short period to discharge the resonant capacitors C r and C b as can be observed from Figures 4(c), 4(d), 5(c), and 5(d). Moreover, it can be seen that the Schottky diodes D S1 , D S2 , and D S3 operate under soft-switching conditions. The Schottky diodes are turned on and off under ZVS. The conduction of Schottky diodes may cause a considerable drop in output voltage for low-power circuits, but due to the advancement in semiconductor techniques, Schottky diodes are also now available with a low-forward-voltage drop for high-frequency circuits. Additionally, during the turn-on and turnoff of main switch S and synchronous switch S 1 , a slight overlap occurs between their own voltages and currents. Therefore, the switching losses are zero, but a little additional conduction loss takes place, and so the conduction losses dominate the total loss in the soft-switching converter.
Efficiency curve
From Figure 6 , it can be observed that the efficiency values of the soft-switching converter are relatively high with respect to those of the hard-switching converter. The efficiency values towards the minimum output power decrease naturally because the converter is designed for the maximum output current. At 70% output power, the overall efficiency of the proposed converter increases to about 96% from the value of 87% in its counterpart hard-switching converter. The high efficiency concludes the correctness of the design values.
CONCLUSION
The concepts of ZVT used in medium and high power were implemented in synchronous buck converter, and it was shown that the switching losses in synchronous buck were eliminated. Besides, the main switch ZCS is turned on and ZVS is turned off. The synchronous switch is also turned on under ZCS and turned off under ZVS. Hence, switching losses are reduced and the newly proposed ZVT synchronous buck is highly efficient than the conventional converter. The additional voltage and current stresses on the main devices do not take place, and the auxiliary devices are subjected to allowable voltage and current values. Moreover, the converter has a simple structure, low cost, and ease of control. A prototype of a 3.3 V, 11 A, 500 kHz system was implemented to experimentally verify the improved performance.
